but also EMC performances. The need to predict and ensure long-term EMC has become a key challenge. This paper aims at presenting the last results on the long-term EMC topic. The paper clarifies the effect of device degradation mechanisms on EMC level drifts during lifetime and presents some attempts to predict these evolutions.
I. INTRODUCTION
Introducing new high perfonnance and highly integrated electronic components and commercial off-the shelf (CO TS) components in automotive, avionics and aerospace applications allows system manufacturers to reduce time to market delivery and manufacturing costs but forces them to analyze closely the reliability and life time with regard to the mission profiles of their applications. This trend has triggered off an increasing demand for conclusive statements about future lifetime and function of the product at early design stage, ranging from electromagnetic compatibility effects (E MC) to thermal management issues and thermo-mechanical reliability forecasts. EM C is a major requirement to electronic systems for years, in order to ensure low electromagnetic emission (E ME) and susceptibility (E MS). In this way, electronic integrated circuits (lCs) are at the heart of EM C concerns as they may be both perturbing and perturbed elements.
During their lifetime, ICs may be affected by failure mechanisms mainly activated by harsh environmental conditions. Intrinsic degradation mechanisms, which produces anticipated wear-out in deep submicron components (e.g. features size 90nm and below), threat the reliability of circuits. Even if failure mechanisms may not compromise the circuit operation, IC intrinsic degradations can have a significant impact on EM C perfonnances, as shown by recent research works. This issue is called "Long-Term EM C" [I].
This paper aims at presenting the last results on the long term EM C topic, with a special focus on DSM components.
The paper clarifies the effect of device degradation mechanisms on EME and EMS level drifts during lifetime. The paper present some attempts to predict these evolutions. (Table I) . In return, these degradation at gate level may have a major roles in gradual changes of IC emission and immunity levels, since they affect electrical behavior of internal functions such as noise margins, jitters, current consumptions, delays. applying electrical or thermal stress to ICs leads to a time dependent reduction of the power integrity issues, conducted and radiated EME, whatever its technology. The technology changes only the sensitivity to stress conditions.
The studies presented in [3] clarify the link between the intrinsic degradation mechanisms accelerated by electrical stresses in a CMOS 90 nm technology and the variation of electromagnetic noise produced by I/ O buffers and digital blocks. A test chip containing NMOS and PMOS transistors with various sizes and digital structures is characterized under electrical stress conditions. Fig. I -a shows the evolution of the threshold voltage of PMOS transistors with stress time for two different stress conditions which activate NBTT mechanism. The threshold voltage increases gradually with stress time according to power law. Then, these conditions are applied on a digital circuit and the power supply voltage fluctuations and the evolution of conducted EME is measured. Fig.l-b shows that the power supply drops due to the switching activity of the digital core are decreasing with stress time. The analysis of EME in frequency domain shown in Fig.  l-c shows that the spectral content of the conducted noise is reduced, especially in high frequency. The circuit remains operational during all the stress period and its average current consumption is not affected. Only the timing characteristics such as propagation delays through the digital core increase.
Experimental analysis coupled with CAD simulation helps to understand the mechanisms which lead to the general reduction of the EME. It is associated to the reduction of the amplitude and the temporal spreading of the dynamic current consumption of the Ie. The acceleration of degradation mechanisms such as NBTl leads to decrease of transistor drive current and the increase of switching time, which have a direct 1154 impact on EME. Predicting the drift of IC emission relies on an accurate modeling of the evolution of dynamic current consumption. In [5] , an aging-aware EME model of the previous CMOS 90 nm digital circuit is built. From the IC netlist and the empirical relations between transistor parameters and electrical stress condition and durations extracted from measurements, an equivalent macromodel is constructed. Fig. 2 presents the simulation of the evolution of the conducted emission spectrum when the digital core is exposed to an electrical stress. The model is able to predict with a quite good accuracy the time-dependent reduction of the conducted emission spectrum up to 1 GHz. This result demonstrates that a simple and non confidential model ensures a reasonable estimation of the evolution of the EME. I'\� -r , �--I �
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Fig, 2, Simulation of the evolution of the conducted emission of a CMOS 90 nm digital core exposed to a 3 V electrical stress [5] Although these results are very positive for the control of EME at IC level, the impact of aging on EME should not be overlooked. Around the IC, passive devices such as capacitors, inductors or ferrites constitute efficient filtering elements of EME. However, their characteristics drift under high temperature and high voltage conditions leading to a significant increase of conducted and radiated EME over large frequency ranges, as shown in [6] .
IV. EFFECT OF CIRCUIT AGING ON ELECTROMAGNETIC SUSCEPTIBILITY
Comparing to the conclusion drawn about the impact of aging on EME, the effect of aging on EMS is less straightforward. Numerous studies have been leaded these last years to clarify the impact of aging on DSM circuit susceptibility to electromagnetic interferences. Several types of functions have been tested such as digital circuits [7] , I/ O buffers, phase-locked loop [8] , voltage regulator, bandgap voltage reference and operational amplifiers [9] designed in CMOS 0.25 /lm, 90 nm, 65 nm. Both positive and negative variations of the susceptibility levels have been measured after aging accelerated by electrical or thermal stresses, depending on the nature and the design of the tested functions.
The following example is proposed to illustrate the potential effect of aging on EMS of ICs [9] . A low dropout (LDO ) voltage regulator designed in CMOS 90 nm technology is electrically stressed by applying high bias voltage on its power supply. This function is sensitive to electromagnetic disturbance applied on its power supply, which produces DC offset on its output. Its susceptibility to electromagnetic Fig. 3 presents the evolution of EMS level after several stress period T equal to 24 hours. Although the regulator is still functional in nominal conditions, the susceptibility level is gradually reduced over a large frequency range. Experimental characterization of degradation mechanisms at transistor level and CAD simulations are necessary to understand the origin of the EMS increase. The increase of power supply voltage leads to an acceleration of NBTl in some PMOS transistors of the circuit, especially the bias transistor in an internal operational amplifier (opa) of the regulator. In [10] , an aging-aware susceptibility model of a CMOS 90 nm opa mounted in voltage follower configuration is built. The opa is mounted in follower configuration. The circuit is also submitted to electrical stress conditions that accelerate NBTT on PMOS devices . The change of their threshold voltages has been characterized experimentally and its dependence according to stress voltage and duration is modeled by an empirical relation. The threshold voltage 1155 vanatIOn with stress time is then included in the transistor netlist in order to simulate the evolution of the susceptibility level according to the stress time. Fig. 4 presents the measured and simulated evolution of opa output offset vs. the amplitude of a 200 MHz harmonic disturbance after various stress time. The simulation predicts correctly the increase of the offset voltage with stress time. The CAD-based analysis helps to understand the origin of the increase of the induced DC offset after aging. The increase of the threshold voltage due to NBTT leads to an increase of the slew rate of the opa and differential pair bias current. Although the opa remains functional in nominal conditions, it has a serious impact on the generation of DC offset due to electromagnetic disturbances.
V. CONCLUSION
The examples presented in the previous parts have shown that IC aging leads to a gradual drift of EME or EMS levels. Predicting the amount of variation not straightforward since it depend on the function of the IC, the technology and the stress conditions. A major issue for manufacturers of embedded electronic systems, especially those which are intended to operate in harsh conditions, is the impact of the combined aging of all the embedded components of the electronic application. The questions that arise are: What are the risks of non compliance to EM C requirements ? Are the margins sufficient or disproportionate to compensate aging effect on EM C level? The development of aging-aware equivalent IC model for EM C prediction constitutes a solution to this issue .
